The KAON Factory at TRIUMF requires a 1 MHz chopper to create appropriate holes in the extracted 1 GeV/c H-cyclotron beam to allow sufficient time to operate kicker magnets. Deflection of beam bursts to be eliminated by the 1 MHz chopper will be predominantly provided by an electric field between a set of deflector plates. A novel design concept for the 1 MHz chopper has been developed involving an energy storage system where the electric pulses are stored in low loss coaxial cable. The beam chopper "kick" must have a rise and fall time of less than 39 ns and a flat top of at least 49 ns for "narrow" pulses and 92 ns for "wide" pulses. Results of the latest measurements on the single tetrode ("reference") design, at 100 % duty factor on a 2.2 MHz prototype using a 150 kW tetrode, are presented and compared with theoretical predictions. The measured rise and fall times for narrow pulse pattern meet the design goal, but rise and fall time for the wide pattern are not quite so satisfactory. However the rise and fall times are all expected to be within specification for a fully engineered version.
Introduction
The TRIUMF cyclotron will be used as an injector for the KAON Factory synchrotron. A 1.025 MHz (-lo6 discrete pulses/s) beam chopper is required for the injection line into the Accumulator ring [l] for a 50 Hz Booster synchrotron cycling rate. The beam chopper will create holes of 108 ns duration in the 1 GeV/c H-beam to allow enough time for the magnetic field to be established in the kicker magnets [2, 3] in each of the 5 rings.
The angle of deflection 0, due to the electric field is given by where ,Ox c is the particle velocity and p is the beam momentum. The required deflection of 1 mrad can be achieved with a set of plates 5 cm apart in which the product of voltage difference and plate length is 37.7 kV.m. The deflected H-beam bursts which impinge on a stripper foil will emerge as H+ and be further separated from the un-deflected H -beam by a downstream dipole magnet and directed to a 10 pA beam dump.
The H-pulse period is 43.5 ns and the pulse width is 2. have a rise and fall duration of less than 39 ns on alternate narrow and wide pulses, so that 2 and 3 beam bursts will be removed alternately at approximately 1 ps intervals as shown in Figure 1 . The accumulator ring has space for 45 inter-leaved beam bursts [l] in which the chopper will create a hole of 5 consecutive beam bursts.
The rise and fall duration of the driving voltage pulse ( A t ) , between 10% and 90%, and the propagation delay (7beam) of the Hbeam through center fed deflector plates (neglecting jitter) must satisfy [4] :
If the deflector plates are 4 m long, then from equation (2) the rise time of the electrical pulse must be less than 38 ns.
Chopper Design Concept
The 1 MHz chopper must operate continuously. Similar devices at other accelerator laboratories have repetition rates in the 100 Hz range [6, 7] or low duty factors [8] and would not be suitable for the KAON Factory. The PSR [6] kicker is a terminated kicker which allows the electric and magnetic kick strengths to be added. This increases kick strength by a factor of about 1.8, relative to electric kick strength alone, at the expense of a high power dissipation. At TRIUMF a novel design concept [9] was developed in which a 100% duty factor was made possible by employing an energy storage scheme such that the high voltage pulses could be re-used. In addition the deflector plates are open circuit, which increases the electric kick by a factor of 2, relative to terminated plates, without any consequent power dissipation due to a terminator. We have also tested an alternate design concept (pulse quadrupling) in which an additional factor of 2 in voltage is achieved[l8]. The original design concept employing two tetrodes has been described elsewhere[l4, 16, 17] . The best rise and fall times for a positive pulse with the two tetrode version were 55 ns and 90 ns respectively. Preliminary results using a single EEV CY1172 [15] tetrode operating at a 50% duty factor without the deflector plates were described in reference [lo] .
The schematic for the single tetrode version of the prototype chopper is shown in Figure 2 and is referred to as the reference design. There is only one tetrode which is anode connected to the center of the 50 R storage cable. The cathode of the tetrode is connected to a negative high voltage power supply. One end of the center fed cable is short circuit and the other end is connected to the open circuit deflector plates. The cable is connected to the tetrode in such a way 
where L and C are shown in Figure 2 . The stray capacitance (C) of the single tetrode (CY1172) version is only about 200 pF compared with more than 1000 pF for the two tetrode version. Figure 3 shows the lattice diagram of the ideal pulse pattern a t the center and at the open circuit end of the pulse storage cable for the "reference" design. When the tetrode is pulsed on, two pulses, each with a magnitude of 1/2 of the magnitude of the negative d.c. supply voltage, travel from the center of the cable in opposite directions to each end of the cable. In Figure 3 the path of negative pulses is indicated by dashed lines and the path of positive pulses is indicated by solid lines. The pulses reflected from the short circuit are reversed in polarity and those reflected from the open circuit maintain the same polarity. Each alternate reflection from the ends of the cable causes a null at the center of the cable, due to equal magnitude but opposite polarity pulses passing each other. When the pulse voltage at the center of the storage cable is negative the tetrode is pulsed on to restore the leading edge (charge). When the pulse voltage a t the center of the storage cable is positive the tetrode is pulsed on to restore the trailing edge (clip).
The open circuit end of the storage cable is connected t o the center of a set of deflector plates which are configured as a 100 R stripline and are center-fed to match the impedance of the 50 R storage cable ( Figure 2 ). The magnitude of the stored pulses are doubled at the deflector plates to a value equal to the d.c. supply voltage. The pulse doubling "reference" design option requires that a single tetrode be connected to the center of a storage cable which has a total single-way delay of 2 ps. With this option the two pulses of different widths (Figure 1 ) can be stored on the cable at approximately 1 ps intervals.
Pulse Doubling Measurements
The prototype tests were carried out at a 100 % macro duty factor at a fundamental frequency of approximately 2.2 MHz at the deflector plates (more than twice the required design frequency). Syntheslzer Frequency (MHz) Figure 4 : Leading edge duration of the second negative pulse average tetrode current vs. synthesizer frequency resonance frequency of 2.182 MHz. It is not possible to operate at this frequency, even though it leads t o a minimum power dissipation, because the higher order harmonics also resonate and the pulse structure is destroyed. The equilibrium conditions at a 100% macro-duty factor do not behave quite the same as the conditions at lower duty factors. At 100% duty factor the parasitic resonances have more time to build up. The synthesizer frequency which controls the grid timing was varied until the leading edge time of the negative anode pulse was minimized. The results in Figure 4 show the leading edge duration of the negative pulse at the anode and the average tetrode current as a function of frequency. The high voltage power supply was nominally Typical grid pulse patterns are shown in Figure 6 . The first pulse is the charge grid drive and the second pulse is the clip grid drive. The high voltage pulses stared an the cable (Figure 5 ) can be increased in duration by increasing the delay of the clip pulse relative to the charge using the grid control system [12] . Measured rise and fall times on wider pulses were not as good as for the results shown for narrow pulses because of current limitations in the high voltage Pulse Edge 1st pos Lead power supply and in the grid pulser power supply. The voltage of the wide pulses (90 ns) drooped to 5.2 kV and 3 of the 8 transition times exceeded 39 ns by as much as 8 ns. Improvements in the grid pulser and an improved high voltage power supply are expected to rectify this situation. Ideally doubling the high voltage power supply voltage will not result in a degradation of the rise and fall times but will increase the power dissipation by a factor of 4.
PSpice Simulations
In order to understand the detailed operation of the 1 MHz Chopper, PSpice [20] simulations of the single tetrode "reference" design have been carried out. The mathematical model of the CY1172 tetrode has been derived [13, 2] from the EEV data sheets[l5] for a screen voltage of 800 V. A grid-drive measured using a digital storage oscilloscope, is simulated as a piece-wise linear independent voltage source. In order to obtain reasonable time resolution for the measured grid-drive, only one period of the grid drive is captured to a p.c. However the chopper calculations must proceed for several hundred cycles to approach steady-state, so it is necessary to generate a repetitive grid drive as the PSpice simulation proceeds. 
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Conclusion
The measured results show that the prototype chopper can achieve operation a t 2.2 MHz continuously a t 5.8 kV. The single 150 kW tetrode version of the 1 MHz chopper meets the design goal in terms of rise-time for the narrow pulse pattern but both improved power supplies and grid drive control are required for the wide pulse pattern and for operation a t higher voltages. The power dissipation in the 150 kW tetrode, with approximately 5.5 kV stored pulses, is about 11 kW. Thus when the pulse voltage is increased t o 10 kV, as is required for the 4 m deflector plates, the tetrode dissipation would be approximately 36 kW a t 2.2 MHz and 16 kW a t 1 MHz.
Since the tetrode power dissipation is so low it is possible to use a lower power switch which would also have the advantage of reduced parasitic capacitance, and thus improved rise and fall times. Modifications have been carried out where the 150 kW (CY1172) tetrode has been replaced by a 75 kW EEV (CY117OJ) tetrode. Modifications have also been made to improve the grid pulser and control system to allow for improved control grid voltage rise time. The preliminary results for the 75 kW tetrode a t higher voltages are very promising and will be reported later this year [5] .
Excellent agreement was obtained between measurements and calculations, which gives us confidence that the PSpice model can be used t o assist in design improvements. We have made considerable improvements in the configuration over the original chopper design and at the same time there have been successful developments of isolated 16 kV FET stacks a t the Saskatchewan Accelerator Lab [21]. Thus we also plan to pursue the solid state option in future tests which could potentially provide an alternative switch for the 1 MHz chopper.
